

# PROPOSAL TO SETUP INTEL UNNATI MULTI-DISCIPLINARY LABS

CADMAXX SOLUTIONS PVT. LTD

#2095, 5th Main, 9th Cross, RPC Layout, Vijayanagar, Bengaluru – 560 104

Tel: +91 98444 81112/+91 76205 34337

UmeshRR@cadmaxx.com / Dinesh.Biradar@cadmaxx.com

---

## Contents

Executive Summary.....	2
Introduction .....	3
Identified Need.....	3
What is INTEL Unnati Program.....	5
INTEL UNNATI – Data Centric Labs .....	6
HIGH LEVEL LAB DESIGN .....	7
Course Details .....	8
AI/ML/ADAS: .....	8
Digital Logic And Embedded Systems:.....	9
FPGA – Basics & AI Acceleration (30 hrs).....	10
<b>Embedded Systems</b> .....	10
<b>Artificial Intelligence</b> .....	10
<b>Acceleration Stack for Xeon CPU with FPGAs</b> .....	10
Value Adds .....	11
Access to Intel DevCloud for the Edge .....	11
.....	11
FPGA Project development Kits .....	12
Conclusion.....	13
Bill of Materials.....	14
Bill of Materials for AI Starter Labs.....	14
Bill of Materials for AI Research Lab.....	16
Bill of Materials for Digital Logic and Embedded System .....	17
Bill of Materials for FPGA and Artificial Intelligence Lab .....	18
Communications and High-Speed DataAcquisitionLab .....	19

---

## Executive Summary

India aims to become a \$1 trillion digital economy by 2025, and this requires significant investment in 21st century infrastructure and software capabilities.

The value pool is fundamentally shifting away from legacy technologies and towards digital—automation, cloud, cybersecurity, mobile, artificial intelligence (AI), 3-D printing, internet of things (IoT), big data analytics, and social media—at a pace even faster than anticipated just a few years ago. To emerge as an Information Technology and Business-Process Management (IT-BPM) leader, India needs to prepare people to develop advanced capabilities in these technologies.

Enhancing the curriculum in higher education so that students and faculty are equipped with these data-centric skills is an important foundational element to make progress on this digital transformation journey.

To propel India's digital economy transformation, it is imperative that the higher education system in the country bridges this gap by developing new curricula and offering courses in emerging technologies. The National Education Policy 2020<sup>1</sup> recognises this and stresses the need for greater industry-academic linkages, and for higher education institutions to focus on research and innovation.

This proposal dwells in depth on how **Intel® Unnati Program** can keep pace with fast changing industry needs and expectations and provide the academic institutions capability in the futuristic technology at an affordable investment and in a definitive time. The **Intel® Unnati Program** spurs the intelligent and exploratory mind of the academician and provides a canvas for the searching mind to create innovative assets.

---

## Introduction

Artificial Intelligence has unleashed a new era of creativity and ingenuity. Today, Intel® technologies power some of the most promising AI use cases in business, society, and research. From massive cloud to tiny device, Intel turns the promise of a transformative AI model into a global-scale reality.

Intel's portfolio of Xeon® scalable processors, combined with AI-optimised FPGAs, VPUs, memory and storage technologies, and software solutions ease the process for deploying AI and data analytics in real-world applications.

Intel is committed to unlocking the promise of AI. To drive AI innovation, Intel is making strategic investments spanning R&D, technology, and partnerships with business, government, academia and community groups.


## Identified Need

Industry and Education providers must collaborate to offer a significant curriculum, right training of skills, enhance the job opportunities and gain the hands-on experiential learning quotient in education. By gaining information on the job roles, job needs, matching of skills imparted to job functions increases the transparency.

The objectivity in performance measurement must be created.

The integrated management of education for the employment activities of various stakeholders involves youth in aligning the choices with employment opportunities, create trust between the employer, educator, and youth.

Hence, the need of the hour is to ensure that there is continuous interaction and integration of efforts between the industry and academic institutions. The steps for growth of the integrated model of skill education is depicted here under:



---

Hence, it is imperative that the academic institutions in addition to the current curricula that they are providing in their traditional approach, needs to adopt additional skill development capabilities which takes all the students and the faculty together across these three steps of future readiness.

To support and extend the solution, **Intel Unnati Program** is the need of the hour for various skill development programs. The primary aim of any premier education institution is to create capability amongst students to become successful by adopting latest technologies and acquires skills that enable them to help the enterprises reach goals efficiently. However, striving for this type of excellence is often easier said than done. **Intel Unnati Program** is a key component of success in this direction.

---

## What is INTEL Unnati Program

With the Intel® Unnati Program, you can keep pace with fast changing industry needs and expectations.

It will help Institutes

### ❖ Equip your students with industry relevant data centric skills

In this age of data explosion, there is immense opportunity. Give your students the edge by equipping them with data-centric skills that will help them glean better insights and develop high-value solutions.

### ❖ Unleash your students' creative potential

We, in India, have an incredible opportunity to unleash the creative potential of the largest student population in the world by training them in the right skills to drive India's digital transformation.

### ❖ Build a strong reputation

With an Intel co-branded lab, you can be recognized as an institute that is committed to train your students in the latest technology to prepare them for industry and focus on faculty development.

### ❖ Build capability for the long term

Establish your leadership and maintain it with the help of our System Integrator associates, who will get you Intel's recommendations for end-to-end Technology Labs set up, course content, and the training to go with it.

### ❖ Leverage our System Integrator Associate Network

Be it training, customizations of your lab set up, or your maintenance and support requests, you can rely on our strong System Integrator Associate Network for all your needs

### ❖ Showcase New Skills

Students are awarded an Intel co-branded certificate at the completion of their course.

### ❖ Coursework that Enables Learning by Doing


With an emphasis on hands-on exercises, the course covers Machine Learning, Deep Learning, and deploying Models using Intel Distribution of OpenVino™ toolkit on modern Intel® architecture.

### ❖ Custom Lab Deployments

Our System Integrator associates will assist you for customizations to your lab setup and training content to suit your needs.

INTEL UNNATI – Data Centric Labs

Intel® Unnati - Data-Centric Labs in Emerging Technologies





Note: Labs will be deployed and supported by Intel-

\* Name subject to change. Branding approval pending

# HIGH LEVEL LAB DESIGN

## On-Premise

### In-Vehicle



- Exercises will be offered as Jupyter notebooks
- Logins can be setup by the SI
- OpenVino Labs can be run on Intel DevCloud for the Edge
- Job scheduling, if needed, will be setup by the SI during deployment using PBS / Slurm / Kubernetes



## Course Details

AI/ML/ADAS:

Machine Learning on Modern Intel Arch (Duration: Approx15hrs)		
<b>Prerequisites:</b> <ul style="list-style-type: none"> <li>• Python programming</li> <li>• Calculus</li> <li>• Linear algebra</li> <li>• Statistics</li> </ul>	<b>Learning Outcomes:</b> <ul style="list-style-type: none"> <li>• Supervised learning algorithms</li> <li>• Key concepts like under – and over–fitting, regularization, and cross – validation</li> <li>• How to identify the type of problem to be solved, choose the right algorithm, tune parameters, and validate a model</li> <li>• Unsupervised learning</li> </ul>	<b>Lab Exercises:</b> <ul style="list-style-type: none"> <li>• Supervised Learning and K Nearest Neighbors</li> <li>• Train Test Splits, Cross Validation, and Linear Regression</li> <li>• Regularization and Gradient Descent</li> <li>• Logistic Regression and Classification Error Metrics</li> <li>• Clustering Methods</li> </ul>
Deep Learning on Modern Intel Architecture (Duration: Approx18 hrs)		
<b>Prerequisites:</b> <ul style="list-style-type: none"> <li>• Python programming</li> <li>• Calculus</li> <li>• Linear algebra</li> <li>• Statistics</li> <li>• Machine Learning Course</li> </ul>	<b>Learning Outcomes:</b> <ul style="list-style-type: none"> <li>• Techniques, terminology, and mathematics of DL</li> <li>• Fundamental neural network architectures, feedforward networks, convolutional networks, and recurrent networks</li> <li>• How to appropriately build and train models</li> <li>• Various deep learning applications</li> <li>• How to use pre –trained models for best results</li> </ul>	<b>Lab Exercises:</b> <ul style="list-style-type: none"> <li>• Handwritten Image Detection with Keras using MNIST data</li> <li>• Building a CNN to classify images in the CIFAR – 10 Dataset</li> <li>• Transfer Learning using MNIST data</li> <li>• Using Pre –Trained Models</li> <li>• Classifying CIFAR–10 with Data Augmentation</li> <li>• Hands on E2E workflow using an image classification problem.</li> </ul>
ADAS Alert Analysis using Intel Distribution of OpenVino Toolkit (Duration: Approx10 hrs)		
<b>Prerequisites:</b> <ul style="list-style-type: none"> <li>• Python programming</li> <li>• Calculus</li> <li>• Linear algebra</li> <li>• Statistics</li> <li>• Machine Learning Course</li> <li>• Deep Learning Course</li> </ul>	<b>Learning Outcomes:</b> <ul style="list-style-type: none"> <li>• Learn about Intel® Distribution of OpenVino toolkit for DL inference</li> <li>• Real–time data analysis</li> </ul>	<ul style="list-style-type: none"> <li>– Collect real –time data from N vehicles over a period of 30 days, with ADAS sensors (Dashcams optional)</li> </ul> <b>Lab Exercises:</b> <ul style="list-style-type: none"> <li>• Normalization of real –world data from sensors on t across time</li> <li>• User–specific data analysis (alert types, behaviour categorization)</li> <li>• Population rank based on metrics</li> <li>• <b>Identification of hotspots on road network, ahead of possible accidents (project)</b></li> <li>• <b>Use AI/ML to identify near- accident events from large video footage (project - optional with Dashcam)</b></li> </ul>

## Digital Logic and Embedded Systems:


Minimum Suggested Specifications for 30 Users		
<b>Server/Workstations</b> 15 (minimum 10) x Intel® Core™ i3 processor based PCs with at least 4 GB RAM	<b>Boards</b> 10 x DE10-Lite* 2 x DE10-Nano* 2 x DE1-SoC* 1 x DE10-Standard*	<b>Software</b> Intel® Quartus® Lite with FPGA libraries supported along with ModelSim* FPGA Starter edition and Intel® SoC Embedded Development Suite (SoC EDS) standard edition and Intel® HLS Compiler
<b>Project Development Kits</b> <i>for semester long capstones and senior designs</i> Self Balancing Robot: <a href="https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=238&amp;No=1096">https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=238&amp;No=1096</a> Servo Motor Kit: <a href="https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=238&amp;No=1028">https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=238&amp;No=1028</a> A-Cute Car Robotic Kit: <a href="https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=238&amp;No=1018&amp;PartNo=1">https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=238&amp;No=1018&amp;PartNo=1</a> Terasic Spider: <a href="https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=238&amp;No=994&amp;PartNo=6">https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=238&amp;No=994&amp;PartNo=6</a> Multi Touch LCD Module: <a href="https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;No=653">https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;No=653</a>		

FPGA – Basics & AI Acceleration (30 hrs)

Digital Logic		
<b>Prerequisites:</b> <ul style="list-style-type: none"> <li>• Fundamentals of Electronics</li> <li>• Boolean Logic</li> <li>• Any Programming Language</li> </ul>	<b>Learning Outcomes:</b> <ul style="list-style-type: none"> <li>• Combinational and Sequential logic</li> <li>• Key logic elements - storage clocks and memory</li> <li>• How to implement finite state machines in circuitry</li> <li>• How to write, compile, synthesize and download hardware designs for FPGAs</li> </ul>	<b>Lab Exercises:</b> <ul style="list-style-type: none"> <li>• Switches, Lights and Multiplexers, Numbers and displays</li> <li>• Latches, FFs &amp; Registers, Counters, Timers and Real-time clocks</li> <li>• Adders, Subtractors and Multipliers, Finite State Machines</li> <li>• Memory blocks, A Simple Processor, An Enhanced Processor • Implementing Algorithms in hardware and Basic DSP</li> </ul>
Embedded Systems		
<b>Prerequisites:</b> <ul style="list-style-type: none"> <li>• Familiarity with the Bresenham line-drawing algorithm</li> <li>• Linux Kernel modules</li> </ul>	<b>Learning Outcomes:</b> <ul style="list-style-type: none"> <li>• Writing Linux Kernel modules that use device drivers</li> <li>• Designing user level programs that use available hardware resources</li> <li>• Graphics and animation on a VGA display</li> <li>• Use the ADXL345 accelerometer</li> </ul>	<b>Lab Exercises:</b> <ul style="list-style-type: none"> <li>• Get started with Linux</li> <li>• Develop Linux Programs that communicate with FPGAs</li> <li>• Character device drivers and Using Character device drivers</li> <li>• Use ASCII graphics for animation &amp; Intro to graphics &amp; animation</li> <li>• Use the ADXL 345 accelerometer</li> <li>• Introduction to audio and multithreaded applications</li> </ul>
Artificial Intelligence		
<b>Prerequisites:</b> <ul style="list-style-type: none"> <li>• Digital Logic course</li> <li>• Embedded Systems course</li> </ul>	<b>Learning Outcomes:</b> <ul style="list-style-type: none"> <li>• Using the Intel SDK for OpenCL applications</li> <li>• Improvements OpenCL kernels can offer in various situations</li> <li>• How FPGAs can be used to accelerate AI inference</li> </ul>	<b>Lab Exercises:</b> <ul style="list-style-type: none"> <li>• Get started with the Intel SDK for OpenCL applications</li> <li>• Accelerating Computer Vision Techniques</li> <li>• Lane detection for Autonomous driving</li> <li>• Classification of Handwritten digits – Linear Classifier</li> <li>• Classification of Handwritten digits – CNN Classifier</li> </ul>
Acceleration Stack for Xeon CPU with FPGAs		
<b>Prerequisites:</b> <ul style="list-style-type: none"> <li>• Basic Understanding of FPGAs</li> </ul>	<b>Learning Outcomes:</b> <ul style="list-style-type: none"> <li>• Know the basics of using RTL tools and methods to develop an accelerator function for the FPGA that interacts with the acceleration stack</li> <li>• How to develop an AFU for the FPGA</li> <li>• Understand the CCI-P that connects the accelerator function</li> <li>• Use the OPAE to interact with the accelerator function</li> </ul>	<b>Lab Exercises:</b> <ul style="list-style-type: none"> <li>• Creating a host application</li> <li>• Simulating with ASE</li> <li>• Add a scratch register to AFU and host application</li> <li>• Generate the AFU bitstream to configure the FPGA</li> </ul>

## Value Adds

Access to Intel DevCloud for the Edge



---

## FPGA Project development Kits

(for semester long capstones and senior designs)

- Self- Balancing RobotServo Motor Kit
- A-Cute car robotic kitTerasic Spider
- Multi Touch LCD Module


## IoT Reference Implementations

<https://software.intel.com/content/www/us/en/develop/topics/iot/reference-mplementations.html>

### Social Distance Detection:



### Human & Vehicle Detection:



---

## Conclusion

**Intel Unnati Program** for Futuristic Technologies ensures that the academic institutions equip themselves with the ever-changing technology tools and capabilities on one hand and skill the students with such futuristic technologies. The program creates capability within the academic institution to address the dual requirement of being a part of innovative growth and the skilling of students calls for a setting up of Center of Excellence by providing the platform for doing both.

This proposal details how **Intel Unnati Program** provide the academic institutions capability in the futuristic technology at an affordable investment and in a definitive duration. By engaging in the program the academic institutions, their faculty, research scholars, and the students stand to gain by way of increased traction from the industry for research, opportunity for the faculty and research scholars to present papers and create innovative re-usable solutions, and students to increase their employability by acquiring globally recognized skills.

We look forward to being partner in your esteemed institution's journey in achieving academic excellence and create a platform for regular industry academician interaction.

We are authorized to present this proposal to you as Intel authorized partner and accordingly submit this proposal for your kind consideration and approval.

Signature of Authorized Signatory:

Name:

Designation:

Company Name and Seal:

Date:

## Bill of Materials

### Bill of Materials for AI Starter Labs

<p>1 x Node (Minimum 1 PhysicalCore and 8GB RAM per user)</p>	<ul style="list-style-type: none"> <li>• Dual Intel® Xeon® Gold 5318Y, 24 cores, 2.1 GHz base frequency, 36 MB cache</li> <li>• 256 GB Memory: 16 x 16 GB of 2993 MHzDDR4 ECC Registered Memory</li> <li>• 1 TB SSD</li> </ul>	<ul style="list-style-type: none"> <li>• Ubuntu* 18.04</li> <li>• Intel® oneAPI Base Toolkit</li> <li>• Intel® AI Analytics Toolkit</li> <li>• Horovod* + Intel® MPI (optional, for distributed DL training with TensorFlow*)</li> <li>• JupyterHub* and JupyterLab*</li> <li>• Keras*, ipykernel*, Seaborn*</li> </ul> <p>+ other packages as required by exercises Note: Check <a href="https://software.intel.com/containers">https://software.intel.com/containers</a> For available AI containers</p>
<p>1xLogin+StorageServer</p>	<ul style="list-style-type: none"> <li>• Intel® Xeon® Silver 4310, 12 cores, 2.1 GHz base frequency, 18 MB cache, 128 GB RAM</li> <li>• At least 10 GB disk space per user (Capacity should be based on estimate of total users who would utilise this lab)</li> </ul>	<ul style="list-style-type: none"> <li>• Ubuntu* 18.04</li> </ul>
<p>+ Network Router with 4 RJ45 1Gbps Port, Power Delivery Unit (PDU), Patch Cables and Power Cable</p>		
<p>OpenVino™ labs will be run on Intel® DevCloud for the Edge</p>		

Bill of Materials for AI Builder Lab

AI Builder Lab	Infrastructure	Minimum Suggested Specifications for 30 Users		
<p><i>For institutions that are seeking to go beyond lab exercises and investing in the next generation of AI Builders</i></p>	<p>3 x Nodes (Minimum 2 Physical Cores and 8GB RAM per user)  Note: You could use 1 node as the Jupyter* server</p>	<ul style="list-style-type: none"> <li>• Dual Intel® Xeon® Gold 5318Y, 24 cores, 2.1 GHz base frequency, 36 MB cache</li> <li>• 256 GB Memory: 16 x 16 GB of 2993 MHz DDR4 ECC Registered Memory</li> <li>• 1 TB SSD</li> </ul>	<ul style="list-style-type: none"> <li>• Ubuntu* 18.04</li> <li>• Intel® oneAPI Base Toolkit</li> <li>• Intel® AI Analytics Toolkit</li> <li>• Horovod* + Intel® MPI (for distributed DL training with TensorFlow*)</li> <li>• Intel® Extension for PyTorch* (IPEX)</li> <li>• Intel® Distribution of OpenVINO™ Toolkit</li> </ul> <p>Note: Check <a href="https://software.intel.com/containers">https://software.intel.com/containers</a> for available AI containers</p> <p>Jupyter* Server:</p> <ul style="list-style-type: none"> <li>• Ubuntu* 18.04</li> <li>• JupyterHub* and JupyterLab*</li> <li>• Keras*, ipykernel*, Seaborn* + other libs as required by exercises</li> </ul>	
	1 x Storage Server	<ul style="list-style-type: none"> <li>• Rackmount 4 - Bay Network* Attached Storage with at least 50GB disk space per user (Capacity should be based on estimate of total users who would utilise this lab)</li> </ul>		
	1 x Login Server	<ul style="list-style-type: none"> <li>• Intel® Xeon® Silver 4310, 12 cores, 2.1 GHz base frequency, 18 MB cache, 128 GB RAM, 512 GB SSD</li> </ul>	<ul style="list-style-type: none"> <li>• Ubuntu* 18.04</li> </ul>	
	+ Network Router with 1Gbps Ports, Network Switch, Rack Cabinet, Power Delivery Unit (PDU), Patch Cables and Power Cable			
	+ Software for job scheduling and queueing			
OpenVino™ labs will be run on Intel® DevCloud for the Edge				



## Bill of Materials for AI Research Lab

4-8x Nodes	<ul style="list-style-type: none"> <li>Dual Intel® Xeon® Gold 6330, 28 cores, 2.0 base frequency, 42 MB cache</li> <li>256 GB Memory: 16 x 16 GB of 2933 MHz ECC Registered Memory</li> <li>1 TB SSD</li> </ul>	<ul style="list-style-type: none"> <li>Ubuntu* 18.04</li> <li>Intel® oneAPI Base Toolkit</li> <li>Intel® AI Analytics Toolkit</li> <li>Horovod* + Intel® MPI (for distributed DLtraining with TensorFlow*)</li> <li>Intel® Extension for PyTorch* (IPEX)</li> <li>Intel® Distribution of OpenVINO™ Toolkit</li> </ul> <p>Note: Check <a href="https://software.intel.com/containers">https://software.intel.com/containers</a> for available AI containers</p>
1x FPGA Inference Node (only Qualified <sup>†</sup> Servers)	<ul style="list-style-type: none"> <li>Intel® Xeon® Silver 4314, 16 cores, 2.4 GHz base frequency, 24 MB cache</li> <li>128 GB Memory: 8 x 16 GB of 2667 MHz DDR4 ECC Registered Memory</li> <li>1 TB SSD</li> <li>1-2 Intel® Programmable Acceleration Card with Intel Arria® 10 GX FPGA<sup>†</sup></li> </ul>	<ul style="list-style-type: none"> <li>Ubuntu* 18.04</li> <li>Intel® oneAPI Base Toolkit</li> <li>Intel® AI Analytics Toolkit</li> <li>Intel® FPGA Add-On for oneAPI Base Toolkit</li> <li>Intel® Distribution of OpenVINO™ Toolkit (LTS Release)</li> </ul>
1x VPU Inference Node	<ul style="list-style-type: none"> <li>Intel® Xeon® Silver 4314, 16 cores, 2.4 GHz base frequency, 24 MB cache</li> <li>128 GB Memory: 8 x 16 GB of 2667 MHz ECC Registered Memory</li> <li>1 TB SSD</li> <li>1-2 Intel® Vision Accelerator Design With Movidius™ Vision Processing Unit with support for up to 8 VPUs</li> </ul>	<ul style="list-style-type: none"> <li>Ubuntu* 18.04</li> <li>Intel® oneAPI Base Toolkit</li> <li>Intel® AI Analytics Toolkit</li> <li>Intel® Distribution of OpenVINO™ Toolkit</li> </ul>
1x Login Server	<ul style="list-style-type: none"> <li>Intel® Xeon® Silver 4310, 12 cores, 2.1 GHz base frequency, 18 MB cache, 128 GB RAM SSD</li> </ul>	<ul style="list-style-type: none"> <li>Ubuntu* 18.04</li> </ul>
1x Storage Server	<ul style="list-style-type: none"> <li>TrueNAS* 1U 120 TB or equivalent</li> </ul>	<ul style="list-style-type: none"> <li>TrueNAS* Open Storage OS</li> </ul>
Ethernet Cards	<ul style="list-style-type: none"> <li>Intel® Ethernet 700 Series Network Adapters</li> <li><i>Upgrade to Intel® Ethernet 800 Series, which offers upto 100GbE, when available</i></li> </ul>	
+ Network Router with 25-100Gbps Ports, Power Delivery Unit (PDU), Patch Cables and Power Cable		
+ Software for job scheduling and queueing		

### Important notes relating to all AI Lab Configurations

1. If Network File System (NFS) is installed, then all Intel software tools need to be installed only once through any of the compute nodes on to a network location visible to all nodes. If you don't have NFS, then only the runtime components of Intel tools need to be installed on the hard drive of every node.
2. Initialise MPI environment first before installing Horovod\*. (source setvars.sh)

---

## Bill of Materials for Digital Logic and Embedded System

### Minimum Suggested Specifications for 30 Users

Server/Workstations	Boards	Software
<ul style="list-style-type: none"> <li>• 15 (minimum 10) x Intel® Core™ i3 processorbased with at least 4 GB RAM</li> </ul>	<ul style="list-style-type: none"> <li>• 10 x DE10-Lite*</li> <li>• 2 x DE10-Nano*</li> <li>• 2 x DE1-SoC*</li> <li>• 1 x DE10-Standard*</li> </ul>	<ul style="list-style-type: none"> <li>• Intel® Quartus® Lite with FPGA libraries supported with ModelSim* FPGA Starter editionand Intel® S Embedded Development Suite (SoC EDS) standard edition and Intel® HLS Compiler</li> </ul>

### Project Development Kits

*for semester long capstones and senior designs*

- Self Balancing Robot: <https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=238&No=1096>
- Servo Motor Kit: <https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=238&No=1028>
- A-Cute Car Robotic Kit: <https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=238&No=1018&PartNo=1>
- Terasic Spider: <https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=238&No=994&PartNo=6>
- Multi Touch LCD Module: <https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=653>

## FPGA Courses

- 1) Digital Logic
- 2) Computer Organisation
- 3) Embedded Systems

## Bill of Materials for FPGA and Artificial Intelligence Lab

Minimum Suggested Specifications for 30 Users		
<p><b>Server/Workstations</b></p> <ul style="list-style-type: none"> <li>• Tools/License Server: Intel® Core™ i7/i9 or Intel® Xeon processor, 64 GB RAM, 500 GBSATA HDD running Linux OS, 24" Monitor, Keyboard and Mouse <i>Optional</i>: Graphics Card</li> <li>• 1 x Qualified Server for housing the Intel® Programmable Acceleration Card (PAC): Refer to <i>Qualified Servers</i> list below</li> <li>• 15 (minimum 10) x Intel® Core™ i3 processor based PCs with at least 4 GB RAM for server-based license access</li> </ul>	<p><b>Acceleration Cards</b></p> <ul style="list-style-type: none"> <li>• 2 x Intel® Arria® 10 FPGAPAC</li> </ul> <p><i>or</i></p> <ul style="list-style-type: none"> <li>• 1 x Intel® Arria® 10 FPGA PAC and 1 x Intel® Stratix® 10 FPGA PAC (D5005)</li> </ul>	<p><b>Software</b></p> <ul style="list-style-type: none"> <li>• Intel® Quartus® Standard Design Software and Intel® for OpenCL™ is included</li> <li>• Intel® Distribution of OpenVINO™ Toolkit</li> <li>• Intel® oneAPI Base Toolkit</li> <li>• Intel® FPGA Add-on for oneAPI Base Toolkit</li> <li>• Intel® Acceleration Stack (supports OpenCL™, DPC++, RTL based descriptions)</li> </ul>
<p><b>Project Development Kits</b>  <i>for semester long capstones and senior designs</i></p> <ul style="list-style-type: none"> <li>• Intel® Arria® HAN Pilot: <a href="https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=228&amp;No=1133">https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=228&amp;No=1133</a></li> <li>• Intel® Arria® Flik: <a href="https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=228&amp;No=1237">https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=228&amp;No=1237</a></li> </ul> <p>Users can also try out the oneAPI or FPGA DevCloud for a limited period of time:</p> <ul style="list-style-type: none"> <li>• Intel® DevCloud for the Edge: <a href="https://devcloud.intel.com/edge/home">https://devcloud.intel.com/edge/home</a></li> <li>• Intel® DevCloud for oneAPI: <a href="https://devcloud.intel.com/oneapi">https://devcloud.intel.com/oneapi</a></li> <li>• FPGA DevCloud: <a href="https://software.intel.com/content/www/us/en/develop/tools/devcloud/fpga.html">https://software.intel.com/content/www/us/en/develop/tools/devcloud/fpga.html</a></li> </ul> <p>Qualified Servers for Intel® FPGA PAC:</p> <ul style="list-style-type: none"> <li>• With Intel® Arria® 10 GX: <a href="https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/acceleration-card-arria-10-gx/buy.html">https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/acceleration-card-arria-10-gx/buy.html</a></li> <li>• D5005: <a href="https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/intel-fpga-pac-d5005/buy.html">https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/intel-fpga-pac-d5005/buy.html</a></li> </ul>		

Communications and High-Speed DataAcquisitionLab

**Minimum Suggested Specifications for 30 Users**

Server/Workstations	Boards and Cards	Software
<ul style="list-style-type: none"> <li>Tools/License Server: Intel® Core™ i7/i9 or Intel® Xeon processor, 64 GB RAM, 500 GBSATA HDD running Linux OS, 24" Monitor, Keyboard and Mouse</li> <li><i>Optional: Graphics Card</i></li> </ul>	<ul style="list-style-type: none"> <li>1 x Intel® Arria® 10 GX with ADI* AD9371*</li> <li>1 x Intel® Stratix® 10 GX with ADI* AD9174*</li> </ul> <p>Select board based on required peripherals and connectors.</p>	<ul style="list-style-type: none"> <li>Intel® Quartus® Standard Design Software is included along with the development board</li> </ul>
<p><b>Project Development Kits</b> for semester long capstones and senior designs</p> <ul style="list-style-type: none"> <li>RFS: <a href="https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=225&amp;No=1025">https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=225&amp;No=1025</a></li> <li>ADC-FMC: <a href="https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=73&amp;No=1193&amp;PartNo=2#section">https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=73&amp;No=1193&amp;PartNo=2#section</a></li> </ul> <p><b>Design Examples</b></p> <ul style="list-style-type: none"> <li>JESD204B Intel® Arria® 10 FPGA IP Design</li> <li>JESD204B Intel® Stratix® 10 FPGA IP Design</li> </ul>		